

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology




Product Summary

BVDSS	RDS(ON)	ID
-40V	16mΩ	-20A

PDFN3333-8L Pin Configuration

Description

The XXW20P04D is the high cell density trenched P-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications. The XXW20P04D meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.



Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-Source Voltage		V_{DS}	-40	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	I_D	-20	A
	$T_C = 100^\circ\text{C}$		-11	
Pulsed Drain Current ¹		I_{DM}	-80	A
Single Pulse Avalanche Energy ²		E_{AS}	57.8	mJ
Total Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	40.3	W
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance from Junction-to-Ambient ³	$R_{\theta JA}$	66	°C/W
Thermal Resistance from Junction-to-Case	$R_{\theta JC}$	3.1	°C/W

Electrical Characteristics ($T_J = 25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-40	-	-	V
Gate-body Leakage current	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$	-	-	± 100	nA
Zero Gate Voltage Drain Current $T_J=25^\circ\text{C}$ $T_J=100^\circ\text{C}$	I_{DSS}	$V_{\text{DS}} = -40\text{V}, V_{\text{GS}} = 0\text{V}$	-	-	-1	μA
			-	-	-100	
Gate-Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1.0	-1.5	-2.2	V
Drain-Source On-Resistance ⁴	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -20\text{A}$	-	16	20	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_D = -15\text{A}$	-	19	25	
Forward Transconductance ⁴	g_{fs}	$V_{\text{DS}} = -10\text{V}, I_D = -20\text{A}$	-	44	-	S
Dynamic Characteristics⁵						
Input Capacitance	C_{iss}	$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$	-	2525	-	pF
Output Capacitance	C_{oss}		-	190	-	
Reverse Transfer Capacitance	C_{rss}		-	172	-	
Gate Resistance	R_g	$f = 1\text{MHz}$	-	10	-	Ω
Switching Characteristics⁵						
Total Gate Charge	Q_g	$V_{\text{GS}} = -10\text{V}, V_{\text{DS}} = -20\text{V}, I_D = -20\text{A}$	-	35	-	nC
Gate-Source Charge	Q_{gs}		-	5.5	-	
Gate-Drain Charge	Q_{gd}		-	8	-	
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, V_{\text{DD}} = -20\text{V}, R_G = 3\Omega, I_D = -20\text{A}$	-	14.5	-	ns
Rise Time	t_r		-	20.2	-	
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	32	-	
Fall Time	t_f		-	10	-	
Drain-Source Body Diode Characteristics						
Diode Forward Voltage ⁴	V_{SD}	$I_S = -20\text{A}, V_{\text{GS}} = 0\text{V}$	-	-	-1.2	V
Continuous Source Current	$T_C=25^\circ\text{C}$	I_S	-	-	-20	A

Note :

1. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.
2. The EAS data shows Max. rating . The test condition is $V_{\text{DD}}= -25\text{V}, V_{\text{GS}}= -10\text{V}, L= 0.1\text{mH}, I_{\text{AS}}= -34\text{A}$.
3. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper, The value in any given application depends on the user's specific board design.
4. The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
5. This value is guaranteed by design hence it is not included in the production test.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4. $R_{DS(on)}$ vs. V_{GS}




Figure 5. $R_{DS(on)}$ vs. I_D




Figure 6. Normalized $R_{DS(on)}$ vs. Temperature


P-Ch 40V Fast Switching MOSFETs


Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area











Figure 11. Normalized Maximum Transient Thermal Impedance

Test Circuit

Figure A. Gate Charge Test Circuit & Waveforms

Figure B. Switching Test Circuit & Waveforms

Figure C. Unclamped Inductive Switching Circuit & Waveforms

Package Mechanical Data-PDFN3333-8L-Single


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
2. ALL DIMNESIONS IN MILLIMETER (ANGLE IN DEGREE).
3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.20	0.25
D	3.00	3.15	3.25
D1	2.95	3.05	3.15
D2	2.39	2.49	2.59
E	3.20	3.30	3.40
E1	2.95	3.05	3.15
E2	1.70	1.80	1.90
e	0.65 BSC		
H	0.30	0.40	0.50
L	0.25	0.40	0.50
a	---	---	15°

