



- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary



BVDSS	RDS(ON)	ID
30V	3.5mΩ	100A

Description

The XXW100N03DF is the high cell density trench N-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The XXW100N03DF meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

PDFN5X6 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		10s	Steady State	
V _{DS}	Drain-Source Voltage	30		V
V _{GS}	Gate-Source Voltage	±20		V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	100		A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	50		A
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	30	19	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	25	16	A
I _{DM}	Pulsed Drain Current ²	162		A
EAS	Single Pulse Avalanche Energy ³	144.7		mJ
I _{AS}	Avalanche Current	53.8		A
P _D @T _C =25°C	Total Power Dissipation ⁴	62.5		W
P _D @T _A =25°C	Total Power Dissipation ⁴	6	2.42	W
T _{STG}	Storage Temperature Range	-55 to 175		°C
T _J	Operating Junction Temperature Range	-55 to 175		°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	62	°C/W
R _{θJA}	Thermal Resistance Junction-Ambient ¹ (t ≤ 10s)	---	25	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	2.4	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	30	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V},$	-	-	1.0	μA
I_{GSS}	Gate to Body Leakage Current	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=\pm 20\text{V}$	-	-	± 100	nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_D=250\mu\text{A}$	1.0	1.5	2.5	V
$R_{\text{DS}(\text{on})}$ note3	Static Drain-Source on-Resistance	$V_{\text{GS}}=10\text{V}, I_D=30\text{A}$	-	3.5	4.7	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_D=20\text{A}$	-	7.0	10	
C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V},$ $f=1.0\text{MHz}$	-	2100	-	pF
C_{oss}	Output Capacitance		-	326	-	pF
C_{rss}	Reverse Transfer Capacitance		-	282	-	pF
Q_g	Total Gate Charge	$V_{\text{DS}}=15\text{V}, I_D=30\text{A},$ $V_{\text{GS}}=10\text{V}$	-	45	-	nC
Q_{gs}	Gate-Source Charge		-	3	-	nC
Q_{gd}	Gate-Drain("Miller") Charge		-	15	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=15\text{V},$ $I_D=30\text{A}, R_{\text{GEN}}=3\Omega,$ $V_{\text{GS}}=10\text{V}$	-	21	-	ns
t_r	Turn-on Rise Time		-	32	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time		-	59	-	ns
t_f	Turn-off Fall Time		-	34	-	ns
I_s	Maximum Continuous Drain to Source Diode Forward Current		-	-	50	A
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	200	A
V_{SD}	Drain to Source Diode Forward Voltage	$V_{\text{GS}}=0\text{V}, I_s=30\text{A}$	-	-	1.2	V
trr	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s}$	-	15	-	ns
Q_{rr}	Body Diode Reverse Recovery Charge		-	4	-	nC

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

2. EAS condition: $T_J=25^\circ\text{C}$, $V_G=10\text{V}$, $R_G=25\Omega$, $L=0.5\text{mH}$, $I_{AS}=18.4\text{A}$

3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$







Figure 1: Output Characteristics

Figure 3: On-resistance vs. Drain Current

Figure 5: Gate Charge Characteristics

Figure 2: Typical Transfer Characteristics

Figure 4: Body Diode Characteristics

Figure 6: Capacitance Characteristics


Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure 11: Maximum Effective Transient Thermal Impedance, Junction-to-Case (PDFN3.3*3.3-8L)



Test Circuit




Figure 1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms





Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms

Package Mechanical Data-DFN5*6-8L-JQ Single


Symbol	Common			
	mm		Inch	
	Mim	Max	Min	Max
A	1.03	1.17	0.0406	0.0461
b	0.34	0.48	0.0134	0.0189
c	0.824	0.0970	0.0324	0.082
D	4.80	5.40	0.1890	0.2126
D1	4.11	4.31	0.1618	0.1697
D2	4.80	5.00	0.1890	0.1969
E	5.95	6.15	0.2343	0.2421
E1	5.65	5.85	0.2224	0.2303
E2	1.60	/	0.0630	/
e	1.27 BSC		0.05 BSC	
L	0.05	0.25	0.0020	0.0098
L1	0.38	0.50	0.0150	0.0197
L2	0.38	0.50	0.0150	0.0197
H	3.30	3.50	0.1299	0.1378
I	/	0.18	/	0.0070