



200V N-Channel Enhancement Mode MOSFET
Description

The 75N20 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.


General Features

$V_{DS} = 200V$ $I_D = 75A$


$R_{DS(ON)} < 20m\Omega$ @ $V_{GS}=10V$

Application

Load Switch

PWM Application

Power management


Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)






Symbol	Parameter	Rating	Units
VDSS	Drain-to-Source Voltage	200	V
ID@TA=25°C	Continuous Drain Current VGS @ 10V	75	A
ID@TA=70°C	Continuous Drain Current VGS @ 10V	52	A
IDM ^{a1}	Pulsed Drain Current (pulse width limited by T_{JM})	300	A
VGS	Gate-to-Source Voltage	± 30	V
EAS	Single Pulse Avalanche Energy	300	mJ
EAra1	Avalanche Energy, Repetitive	75	mJ
IAR a1	Avalanche Current	45	A
dv/dt ^{a2}	Peak Diode Recovery dv/dt	5.0	V/ns
PD	Power Dissipation	375	W
TJ, Tstg	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
TL	Maximum Temperature for Soldering	300	°C
R _{θJC}	Thermal Resistance, Junction-to-Case	0.45	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	60	°C/W

200V N-Channel Enhancement Mode MOSFET
Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
VDSS	Drain to Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	200	220	--	V
IDSS	Drain to Source Leakage Current	$V_{DS}=200\text{V}, V_{GS}=0\text{V}, T_a=25^\circ\text{C}$	--	--	1.0	μA
		$V_{DS}=200\text{V}, V_{GS}=0\text{V}, T_a=125^\circ\text{C}$	--	--	100	μA
IGSS(F)	Gate to Source Forward Leakage	$V_{GS}=+20\text{V}$	--	--	100	nA
IGSS(R)	Gate to Source Reverse Leakage	$V_{GS}=-20\text{V}$	--	--	-100	nA
RDS(ON)	Drain-to-Source On-Resistance	$V_{GS}=10\text{V}, I_D=40\text{A}$	--	17	20	$\text{m}\Omega$
VGS(TH)	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	3.6	--	5.0	V
gfs	Forward Trans conductance	$V_{DS}=25\text{V}, I_D=40\text{A}$	50	65	--	S
R_g	Gate Resistance	$V_{GS}=0\text{V} V_{DS} \text{ open } f=1.0\text{MHz}$		1.3		Ω
Ciss	Input Capacitance	$V_{GS}=0\text{V} V_{DS}=25\text{V} f=1.0\text{MHz}$	--	7500	--	pF
Coss	Output Capacitance		--	500	--	pF
Crss	Reverse Transfer Capacitance		--	210	--	pF
td(ON)	Turn-on Delay Time	$I_D=40\text{A}, V_{DS}=50\text{V}$ $V_{GS}=10\text{V}, R_g=2.5\Omega$	--	45	--	ns
t_r	Rise Time		--	70	--	ns
td(OFF)	Turn-Off Delay Time		--	110	--	ns
tf	Fall Time		--	90	--	ns
Qg	Total Gate Charge	$I_D=40\text{A}, V_{DD}=100\text{V}$ $V_{GS}=10\text{V}$	--	85	--	nC
Qgs	Gate to Source Charge		--	15	--	nC
Qgd	Gate to Drain ("Miller") Charge		--	25	--	nC
ISD	Continuous Source Current (Body Diode)		--	--	75	A
ISM	Maximum Pulsed Current (Body Diode)		--	--	300	A
VSD	Diode Forward Voltage	$I_S=40\text{A}, V_{GS}=0\text{V}$	--	--	1.2	V
trr	Reverse Recovery Time	$I_S=30\text{A}, T_j=25^\circ\text{C}, V_{DD}=50\text{V}$ $dI_F/dt=100\text{A}/\mu\text{s}, V_{GS}=0\text{V}$	--	110	--	ns
Qrr	Reverse Recovery Charge		--	0.55	--	uC

Note :

- 1、 The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、 The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3、 The EAS data shows Max. rating . The test condition is $T_J = 25^\circ\text{C}$, $L = 0.3\text{mH}$, $R_G = 25\Omega$, $V_{DD}=50\text{V}$, $V_{GS}=10\text{V}$ a2
- 4、 The $I_{SD}=40\text{A}, dI/dt\leq 100\text{A}/\mu\text{s}$, $V_{DD}\leq BV_{DS}$, Start $T_J=25^\circ\text{C}$
- 5、 The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

200V N-Channel Enhancement Mode MOSFET
Characteristics Curve:

Figure 2 . Max. Power Dissipation vs Case Temperature

Figure 4. Typical Output Characteristics

Figure 3 .Maximum Continuous Drain Current vs Tc

Figure5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current


200V N-Channel Enhancement Mode MOSFET
Figure 6. Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability












Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




200V N-Channel Enhancement Mode MOSFET
Figure 11. Typical Breakdown Voltage vs Junction Temperature

Figure 13 . Maximum Safe Operating Area

Figure 15 .Typical Gate Charge

Figure 12. Typical Threshold Voltage vs Junction Temperature

Figure 14. Capacitance vs Vds

Figure 16. Typical Body Diode Transfer Characteristics


200V N-Channel Enhancement Mode MOSFET



Dim.	Min.	Max.
A	10.0	10.4
B	2.5	3.0
C	3.5	4.0
D	28.0	30.0
E	1.1	1.5
F	6.2	6.6
G	2.9	3.3
H	15.0	16.0
I	0.35	0.45
J	4.3	4.7
K	1.2	1.4

All Dimensions in millimeter



Dim.	Min.	Max.
A	9.9	10.3
B	2.9	3.5
C	1.15	1.45
D	12.75	13.25
E	0.55	0.75
F	3.1	3.5
G	1.25	1.45
H	Typ	2.54
I	Typ	5.08
J	4.55	4.75
K	2.4	2.7
L	6.35	6.75
M	15.0	16.0
N	2.75	3.15
O	0.45	0.60

All Dimensions in millimeter



Dim.	Min.	Max.
A	10.0	10.5
B	7.25	7.75
C	1.3	1.5
D	0.55	0.75
E	5.0	6.0
F	1.4	1.6
G	0.75	0.95
H	1.15	1.35
I	Typ	2.54
J	8.4	8.6
K	4.4	4.6
L	1.25	1.45
M	0.02	0.1
N	2.4	2.8
O	0.35	0.45

All Dimensions in millimeter